Our Latest News

XC17128EJC Memory – Configuration Proms for FPGA’s starter kit XC17128E evaluation board

XC17128EJC ApplicationField

-Internet of Things
-5G Technology
-Cloud Computing
-Consumer Electronics
-Artificial Intelligence
-Medical Equipment
-Industrial Control
-Wireless Technology

Request XC17128EJC FPGA Quote , Contact Sales@ebics.net Now


Q: How can I obtain software development tools related to the Xilinx FPGA platform?
A: In FPGA/CPLD design tools, Xilinx’s Vivado Design Suite is easy to use, it is very user-friendly in synthesis and implementation, and it is easier to use than ISE design tools; The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.

Q: What should I do if I did not receive the technical support for XC17128EJC in time?
A: Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the XC17128EJC pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Q: Do I have to sign up on the website to make an inquiry for XC17128EJC?
A: No, only submit the quantity, email address and other contact information required for the inquiry of XC17128EJC, but you need to sign up for the post comments and resource downloads.

Q: Where can I purchase Xilinx XC17128E Development Boards, Evaluation Boards, or Memory – Configuration Proms for FPGAs Starter Kit? also provide technical information?
A: EBICS does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.

Q: Does the price of XC17128EJC devices fluctuate frequently?
A: The EBICS search engine monitors the XC17128EJC inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.

Q: How to obtain XC17128EJC technical support documents?
A: Enter the “XC17128EJC” keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .

XC17128EJC Features

Simple interface to the FPGA; requires only one user I/O pin
XC17128E/EL, XC17256E/EL, XC1701, and XC1700L series support fast configuration
Available in compact plastic packages: 8-pin SOIC, 8- pin VOIC, 8-pin PDIP, 20-pin SOIC, 20-pin PLCC, 44- pin PLCC or 44-pin VQFP
Lead-free (Pb-free) packaging available
One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGAs
Design support using the Xilinx Alliance and Foundation software packages
XC1700E series are available in 5V and 3.3V versions
Programmable reset polarity (active High or active Low) for compatibility with different FPGA solutions
XC1700L series are available in 3.3V only
Cascadable for storing longer or multiple bitstreams
Low-power CMOS floating-gate process
Guaranteed 20 year life data retention
Programming support by leading programmer manufacturers


Request XC17128EJC FPGA Quote , Contact Sales@ebics.net Now


XC17128EJC Overview

The XC17128EJC provides an easy-to-use, cost-effective method for storing large Xilinx FPGA configuration bitstreams. When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. After configured, it disables the PROM. When the FPGA is in Slave Serial mode, the PROM and the FPGA must both be clocked by an incoming signal.Multiple devices can be concatenated by using the CEO output to drive the CE input of the following device. The XC17128EJC  inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family.For device programming, either the Xilinx Alliance or Foundation software compiles the FPGA design file into a standard Hex format, which is then transferred to most commercial PROM programmers.

XC17128EJC Tags

Memory – Configuration Proms for FPGA’s evaluation kit
Memory – Configuration Proms for FPGA’s XC17128E
XC17128EJC Datasheet PDF
XC17128E reference design
XC17128E evaluation board
Xilinx XC17128E
Memory – Configuration Proms for FPGA’s starter kit
Xilinx Memory – Configuration Proms for FPGA’s development board

XC17128EJC TechnicalAttributes


Request XC17128EJC FAQ Quote , Pls send email to Sales@ebics.net or Submit form now



      We'd love to

      hear from you

      Highlight multiple sections with this eye-catching call to action style.

        Contact Us

        Exhibition Bay South Squre, Fuhai Bao’an Shenzhen China

        • Sales@ebics.com
        • +86.755.27389663